Abstract
Introduction
This paper considers the problem of finding dominators in circuit graphs. A vertex v is said to dominate another vertex u if every path from u to the output of the circuit contains v [1] . For example, in the circuit graph in Figure 1 , vertex n dominates vertex e; vertex p dominates vertex h.
Dominators provide a general mechanism for identifying reconverging paths in circuits. If a vertex v is the origin of a reconverging path, then the immediate dominator of v is the earliest point at which such a path converges. For example, in Figure 1 , the re-converging path originated at e ends at n; the re-converging path originated at g ends at f .
Knowing the precise starting and ending points of a reconverging path is useful in a number of applications including computation of signal probabilities for test generation, switching activities for power and noise analysis, statistical timing analysis, cut point selection in equivalence checking, etc.
The signal probability of a net in a combinational circuit is the probability that a randomly generated input vector will produce the value one on this net [2] . Efficient signal probability analysis allows to improve the coverage of test generation for biased random simulation. The average switching activity in a combinational circuit is the probability of its net values to change from 0 to 1 or vice versa. It correlates directly with the average power dissipation of the circuit [3] , thus its analysis is useful for guiding logic optimization methods targeting low power.
Computation of signal probabilities and switching activities based on topologically processing the circuit from inputs to outputs and evaluating the gate functions generally produces incorrect results due to higher-order exponents introduced by correlated signals. For example, if the functions f and g have variables in common, then P[ f ∧ g] = P[ f ] · P [g] , where P is the signal probability. Dominators provide the earliest points during topological processing at which the re-converging paths meet and thus the signals cease to be correlated. Therefore, the computation of signal probabilities and switching activities can be efficiently partitioned along the dominator points [4, 5, 6] . At the origin of a reconverging path, v, an auxiliary variable is introduced. At the end of the path, the immediate dominator of v, this variable is eliminated. As a result, the computation is carried out using a minimum set of variables.
Single-vertex dominators can be found in time linear in the number of vertices of the graph [7, 8, 9] . However, they are quite rare in circuits. It is more common that a vertex is dominated by a set of vertices. For example, in Figure 1 , primary input b is dominated by the set {e, h}. To be able to deal with re-converging paths in a practical way, an efficient algorithm for computing multipledominators of a small size is needed. Small size is important because usually 2 k combinations of values of a k-vertex dominator have to be manipulated [4] .
General algorithms for finding multiple-vertex dominators have exponential worst case complexity [10] . Multiple-vertex dominators of a fixed size k can be computed in O(n k ) time, where n is the number of vertices of the circuit graph [11] . This paper presents an algorithm for finding double-vertex dominators (k = 2), which is significantly faster than the algorithm [11] . The efficiency of our algorithm is due to a number of interesting properties of double-vertex dominators. The most important one is that the set of all possible double-vertex dominators of a given vertex can be represented by a unique dominator chain of linear size which can be looked-up in constant time.
Being able to efficiently represent and manipulate all doublevertex dominators for a given vertex is important, because it makes the computation of common dominators easy. As we show in the paper, double-vertex dominators for a set of vertices can be derived from the dominator chains of individual vertices.
The paper is organized as follows. Section 2 presents the notation. Section 3 summarizes the previous work. Sections 4 and 5 introduce the new data structure and the dominator algorithm, respectively. The experimental results are shown in Section 6. 
Properties of Dominators
Let C = (V, E, root) denote a single-output directed acyclic circuit graph, where V represents the set of gates and primary inputs and E ⊆ V ×V describes the nets connecting the gates. A particular vertex root ∈ V is marked as the circuit output.
A vertex v dominates another vertex u if every path from u to the root contains v [1] . Vertex v is the immediate dominator of u, if v dominates u and every other dominator of u dominates v. For example, in Figure 1 , vertex n is the immediate dominator of j, e and k; vertex f is the immediate dominator of n and p. Every vertex v ∈ V except root has a unique immediate dominator, idom(v) [12] . The edges Dominators provide a general mechanism for identifying reconverging paths in circuit graphs. Every edge of the dominator tree (idom(v), v) ∈ T (C) represents the starting and the ending points of a path. If the fanout degree of v, Fanout(v) = {u |(v, u) ∈ E}, is one, then the re-converging path is trivial (i.e. an edge). Otherwise, vertex v is the origin of a re-converging path and vertex idom(v) is the earliest point at which such a path converges. For example, in Figure 1(a) , the re-converging path originated at e ends at idom(e) = n; the re-converging path originated at b ends at idom(b) = f .
Many graphs do not have any single-vertex dominators except root. It is more common that a vertex is dominated by a set of vertices. Below we give a general definition for a set of vertices being dominated by another set. When the sizes of both sets are one, this definition reduces to the above mentioned definition from [1] . 
In the paper, we omit the word "common" when l = 1, i.e. when a set dominates a single vertex.
The second condition of the Definition 1 is needed to remove redundancies. For example, in Figure 1 (a), all paths from e to f pass through the set of vertices { j, n}. However, vertex j is redundant, because n is a single-vertex dominator of e.
Note, that the notion of dominator is more general than the notion of min-cut in circuit partitioning [13] . A min-cut is required to dominate all vertices in its transitive fanin.
A number of properties are specific for multiple-vertex dominators. First, in single-vertex case, any vertex v ∈ V − {root} is dominated by at least one vertex, root. Multiple-vertex dominators may not exist for some vertices. For example, a tree-like circuit does not have any multiple-vertex dominators. In a tree structure the condition (2) of the Definition 1 is not satisfied for any subset
Second, the immediate k-vertex dominators are not unique for k > 2. We define immediate k-vertex dominators as follows. 
Definition 2 The set W
= {v 1 ,...,v k } in an immediate common k- vertex dominator of {u 1 ,...,u l }, if W is a common k-vertex domi- nator of {u 1 ,...,u l }
Previous Work
The problem of finding single-vertex dominators was first considered in global flow analysis and program optimization. Lorry and Medlock [12] presented an O(n 4 ) algorithm for finding all immediate single-vertex dominators in a flowgraph with n vertices. Successive improvements of this algorithm were done by Aho and Ullman [14] , Purdom and Moore [15] , and Tarjan [16] , culminating in Lengauer and Tarjan's [1] O(eα(e, n)) algorithm, where e is the number of edges and α is the standard functional inverse of the Ackermann function which grows slowly with e and n.
The asymptotic time complexity of finding single-vertex dominators was reduced to linear by Harel [7] , Alstrup et al. [8] and Buchsbaum et al. [9] . However, these improvements in asymptotic complexity did not contribute much to reducing the actual runtime. For example, the algorithm [9] runs 10% to 20% slower than Lengauer and Tarjan's [1] . Lengauer and Tarjan algorithm appears to be the fastest of algorithms for single-vertex dominators on graphs of large size.
While it is possible to compute all single-vertex dominators in linear time, algorithms for finding all multiple-vertex dominators for a directed graph have exponential worst case complexity [10] . In [11] , it was shown that it is possible to compute multiple-vertex dominators of a fixed size k in polynomial time. The algorithm presented in [11] finds the set of all possible kvertex dominators for a circuit graph C = (V, E, root) by iteratively restricting C with respect to one of its vertices, v ∈ V . The restriction is done by removing from V all vertices dominated by v, S(v). Dominators of size k − 1 are computed for the resulting restricted graph C = (V , E , root), with V = V − S(v) and
by applying the same technique recursively. Once k is reduced to 1, a single-vertex dominator algorithm is used. Since single-vertex dominators can be computed in linear time, the overall complexity of the algorithm [11] is bounded by O(|V | k ).
Dominator Chain
In this section, we introduce a data structure called dominator chain which allows representing all possible O(|V | 2 ) doublevertex dominators of a given vertex in O(|V |) space. As an example, consider the circuit shown in Figure 2 . The set of all double-vertex dominators for u is: {a, b}, {a, c}, {a, d}, {e, c}, {e, d}, {h, c}, {h, d}, {h, g}, {k, l}, {m, l}, {k, n}, {m, n}. The dominator chain for u is
Definition 3 For any u ∈ V , the dominator chain D(u) is a vector of type
{V 11 ,V 21 }, {V 12 ,V 22 },...,{V 1m ,V 2m } whose elements V i j , i ∈ {1, 2}, j ∈ {1,... ,m}, 0 ≤ m < |V |/2,
No pair {V
The matching vector W of any vertex v in the dominator chain contains all vertices w such that {v, w} is a double-vertex dominator of u. In Figure 2, the matching vector for vertex a is b, c, d 3 , v 4 } (or vice versa), or (2) there exists two other dominators of u, each having a vertex in common with both {v 1 , v 2 } and {v 3 , v 4 }. In the first case, one of the dominators does not satisfy Definition 2. In the second case, case 1 applies to show that only one of the overlapping dominators can be immediate.
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Now we give the main result of the paper. The proof is based on Lemmata 1 and 2 and Theorem 1. For vertices with no double-vertex dominators, e.g. root, the dominator chain is an empty vector.
Theorem 2 The dominator chain exists for any u ∈ V . It contains all possible double-vertex dominators of u. All pairs {V
The following Lemma shows that different vectors V i j 's of a dominator chain do not intersect.
Lemma 3 Any two distinct vectors V i j and V kl in the dominator chain do not have vertices in common:
It follows from Lemma 3 that the dominator chain can be represented in an O(|V |) space. To make possible constant-time lookup in the dominator chain D(u), three parameters are assigned to vertices:
• For all v ∈ V : f lag(v) ∈ {1, 2}, distinguishing whether v belongs to V 1 j or to V 2 j . In the example in Figure 2 , vertices b, c, d and g belong to V 21 , hence their f lag equals 2.
• 
Then, checking whether {v 1 , v 2 } dominates u can be done as follows:
1. Check whether f lag(v 1 ) is not equal to f lag(v 2 ). If yes, go to step 2. Otherwise,
Check whether min(v
For example, suppose we check whether {d, h} dominates u in the example in Figure 2 
we continue to the step 2. We have min(d) = 1, max(d) = 3 and index(h) = 2. Since 1 ≤ 2 ≤ 3 holds, we conclude that {d, h} dominates u.
As another example, let us check whether {g, a} dominates u. On step 1, f lag(g) = 2 and f lag(a) = 1. Since f lag(g) = f lag(a), we continue to the step 2. We have min(g) = max(g) = 3, and index(a) = 1. Since 3 ≤ 1 ≤ 3 does not hold, we conclude that {g, a} does not dominate u.
The problem of computing common double-vertex dominators for a set of vertices u 1 , u 2 ,...,u k can be transformed to the problem of computing double-vertex dominators for a single vertex using the following technique. We add a "fake" vertex u as a prede- 
Dominator Algorithm
The presented algorithm takes as its input a Boolean circuit C = (V, E, root) and a vertex u ∈ V . It returns the dominator chain D(u). The pseudo-code is shown in Figure 3 .
/* defines the end of search region */ S = {v};
if {w 1 , w 2 } = Ø then break ; /* w 1 and w 2 become the 1st elements of V 1k and V 2k */ index(w 1 ) = last index 1 + 1; index(w 2 ) = last index 2 + 1; The outer while-loop partitions the circuit graph into regions using single-vertex dominators of u as cut points. Double-vertex dominators of u are searched within these regions.
The immediate double-vertex dominator for a given set S is obtained by DoubleIDom(S,V, E, idom(v)) by computing the maximum flow between the multiple sources defined by S and the sink idom (v) . Each vertex in the V except the source and sink vertices is assigned a unit capacity. The source and sink vertices are assigned infinite capacity. The capacity limits the amount of flow through a vertex. According to min-cut maxflow theorem [17] , the maximum possible flow is equal to the capacity of the min-cut disconnecting the source and the sink. In our case, the maximalvolume min-cut of size two corresponds to the immediate doublevector dominator for S. If the size of the cut is larger than two, DOUBLEIDOM returns an empty set.
Maximum flow is computed by constructing augmenting paths from the sources to the sink [17] . The algorithm repeatedly seeks an augmenting path and uses it to increase the maximum flow. At the same time, the capacitance of all edges involved in the path gets reduced by a unit. The algorithm stops when no such augmenting path exists. Our version of the augmenting path algorithm uses vertex capacitances instead of edge capacitances. Edges are used to direct possible path construction only.
If the double-vertex dominator {w 1 , w 2 } computed by DOUBLEIDOM is not an empty set, then w 1 is added to V 1k and w 2 is added to V 2k as first elements. 
Conclusion
This paper has two main contributions. First, we introduce a data structure for representing double-vertex dominators, which has a linear size and can be efficiently manipulated. Second, we design an algorithm for finding double-vertex dominators, which is, on average, an order of magnitude faster than the algorithm [11] . The speed of the presented algorithm makes it suitable for running in an incremental manner during logic synthesis.
Future work includes exploring new applications of the presented algorithm, e.g. statistical timing analysis.
